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We report on thermal stability of the electrical and structural properties of metal-oxidesemiconductor capacitors with amorphous LaAlO 3 high dielectric constant ͑high k͒ oxide on GaAs epitaxial layers with and without an interface amorphous silicon ͑a-Si͒ passivation layer to prevent Fermi level pinning at the III-V/high-k interface. The electrical properties of a-Si passivated GaAs improved with annealing temperature, demonstrating reduced equivalent oxide thickness, small ͑ϳ50 mV͒ hysteresis of capacitance-voltage characteristics, and low interface state density ͑ഛ2 ϫ 10 11 eV −1 cm −2 ͒. Transmission electron microscopy with x-ray microanalysis revealed densification of the amorphous LaAlO 3 Motivated by the possibility of obtaining significantly higher effective channel mobility compared to Si-based transistors 1 and reduced gate leakage current, 2 a great deal of attention has recently been devoted to research on group III-V metal-oxide-semiconductor ͑MOS͒ devices incorporating high dielectric constant ͑high k͒ materials. The key challenge in implementing such MOS devices is the development of a gate dielectric stack that provides a nonpinned Fermi level at the III-V/gate dielectric interface 3, 4 and allows a low ͑Ͻ1 nm͒ equivalent oxide thickness ͑EOT͒. In addition, to be compatible with the complementary MOS fabrication process, the gate stack and its interface with the III-V semiconductor should be thermally stable in the temperature range needed for the activation of dopants implanted into the source/drain regions. To prevent Fermi level pinning, three major options have been developed for GaAs surface passivation: ͑1͒ removal of the native oxide and surface passivation with sulfur prior to ex situ high-k deposition, 5 ͑2͒ control of oxygen at the III-V interface during in situ deposition of Gd 2 O 3 or a Ga 2 O 3 -Gd 2 O 3 mixture, 6 and ͑3͒ in situ deposition of an interface passivation layer ͑IPL͒ such as amorphous silicon, 7 germanium, 8 or arsenic. 9 Besides the need to reduce the interface state density to prevent Fermi level pinning, it is also important to avoid the formation of a lower-k oxide between the high-k gate dielectric and the III-V semiconductor to achieve low EOT. From this perspective, a fully in situ process of GaAs growth and high-k deposition, or in situ deposition of an amorphous arsenic capping layer, which is removed prior to ex situ high-k oxide deposition, would appear to be the most attractive options due to the minimal potential contribution of an unintentional interfacial layer to EOT. Nevertheless, as we recently showed, Fermi level pinning can occur during high-k deposition or postdeposition annealing even in a fully in situ process of HfO 2 deposition onto GaAs or In 0.2 GaAs. This can be avoided by inserting an ultrathin ͑0.25-5 nm͒ amorphous Si ͑a-Si͒ passivation layer between the III-V semiconductor and gate oxide. 10 Although, an arsenic capping layer was demonstrated to work efficiently for the ex situ deposition of amorphous LaAlO 3 on a reconstructed In 0.53 GaAs surface, 11 the thermal stability of the interfacial properties between the high-k dielectric and III-V semiconductor has not yet been investigated.
In this work, we compare the thermal stability of the electrical and structural properties of the interface between amorphous LaAlO 3 and p-type GaAs with and without an a-Si IPL. Our choice of LaAlO 3 is motivated by its promising characteristics including a high-k value of ϳ16, 12 good thermal stability, 13 and reasonable band offsets ͑Ͼ1 eV͒ with
Si. 12 The MOS capacitors on GaAs capped with arsenic demonstrated lower EOT compared to a-Si passivated GaAs devices, but revealed strong degradation of the gate leakage after annealing at 700°C, whereas the devices with amorphous Si remained stable up to 850°C, exhibited low gate leakage current ͑J G Ͻ 1 mA/ cm 2 at V G = V fb +1 V͒, low interface state density ͑Ͻ2 ϫ 10 11 eV −1 cm −2 ͒, and small ͑ϳ50 mV͒ hysteresis of their C-V characteristics. The capping of a-Si passivated GaAs with arsenic for ex situ LaAlO 3 deposition allowed us to scale the Si thickness and thus reduce its contribution to EOT. In addition, an appropriate scaling of the a-Si thickness enabled the Si to be kept at the GaAs/ LaAlO 3 interface, 4 thus preventing its in-diffusion at elevated temperatures. 10 The samples consisting of a 150 nm thick carbon-doped ͑2 ϫ 10 18 cm −3 ͒ buffer layer followed by an 80 nm thick GaAs layer doped with 5 ϫ 10 17 carbon/ cm −3 were grown at U-Albany using a conventional effusion-source molecular beam epitaxy ͑MBE͒ reactor ͑Veeco Modular Gen II͒ equipped with an As cracker producing As 2 flux. Epitaxial GaAs was grown on heavily doped p-type ͑001͒ GaAs substrates at 575°C and then cooled to 400°C under the flux and further down in vacuum. The surface was maintained arsenic-stabilized as determined by the in situ reflection high-energy electron diffraction ͑RHEED͒ from the surface reconstruction pattern. For in situ passivation, two options were used: ͑A͒ in situ deposition of amorphous Si followed by capping with arsenic, and ͑B͒ arsenic capping only. An amorphous Si layer was grown at ϳ100°C. Its thickness ranged from 0.5 to 1.5 nm. The thickness of the arsenic cap deposited on a bare GaAs surface at ϳ 20°C was 22 nm, while on the a-Si passivated surface the As 2 layer was expected to be thinner and its density lower than on the bare GaAs surface. The samples were unloaded and transferred to another MBE system ͑at Penn State University͒, where the arsenic cap was thermally desorbed in ultrahigh vacuum at 300°C, and a 2 ϫ 4 GaAs surface reconstruction was verified by RHEED prior to the deposition of a 20 nm thick amorphous LaAlO 3 layer. The amorphous LaAlO 3 layer was deposited at ϳ100°C in molecular oxygen at a background pressure of 2 ϫ 10 −6 Torr, followed by in situ annealing at ϳ340°C in a mixture of molecular oxygen and ozone ͑ϳ10% ͒ at the same background pressure. A 200 nm thick TaN metal gate was then deposited ex situ by the physical vapor deposition following either postdeposition annealing ͑PDA͒ or followed by postmetallization annealing ͑PMA͒ in the temperature range of 600-900°C for 5 min in a nitrogen ambient. The MOS capacitors ͑MOSCAPs͒ were completed by patterning the gate stack using photolithography and reactive ion etching and making the backside Ohmic contact by In soldering. The capacitance-voltage ͑C-V͒ and current-voltage ͑I-V͒ characteristics were measured using HP4195 and HP4192A characterization tools. The structural and chemical properties of the GaAs/ LaAlO 3 interface were studied by transmission electron microscopy ͑TEM͒ using a JEOL FEG 2010 microscope with energy dispersive x-ray analysis ͑EDX͒. Figure 1͑a͒ compares high frequency capacitancevoltage characteristics of the GaAs MOSCAPs with 1.5, 0.5, and 0 nm thick a-Si IPLs after PMA at 600°C. All samples demonstrate sharp transitions from depletion to accumulation and low frequency dispersion of the accumulation capacitance ͑less than 3%/decade in the range from 100 Hz to 1 MHz͒. The EOT evaluated from the accumulation capacitance for these samples is 7.7, 6.4, and 5.4 nm, respectively. Data from the sample without a-Si IPL indicate that the k-value of our amorphous LaAlO 3 is ϳ15, in agreement with published data. 13 The difference in the EOT of the samples with and without the passivation layer implies that the a-Si IPL is fully oxidized and its contribution to EOT can be expressed as
͑1͒
where t LaAlO 3 and t IPL are thicknesses and k LaAlO 3 and k IPL are dielectric constants of LaAlO 3 and oxidized a-Si IPL layers, respectively, and k IPL is close to k SiO 2 = 3.9. The inset in Fig.  1͑a͒ shows I-V characteristics obtained on the GaAs MOSCAPs with and without a-Si IPL. The gate leakage current of the sample with fully oxidized Si gradually increases with temperature, but remains low ͑J G Ͻ 1 mA/ cm 2 at V G = V fb +1͒ after a PDA at 800°C, while on the samples without Si an increase of the leakage current by approximately three orders of magnitude occurs even after 700°C anneal resulting in strong degradation of the C-V characteristics. The electrical properties and thermal stability of the GaAs MOSCAPs with a-Si IPLs essentially depends on the oxidation state of the a-Si layer. Its excess oxidation leads to formation of As-O bonds resulting in formation of the traps and Fermi level pinning at the GaAs/high-k interface. This was demonstrated in Ref. 7 when the a-Si layer exposed to air was thinner than 1.5 nm. On the other hand, insufficient oxidation of the a-Si layer results in Si in-diffusion during high temperature annealing. We recently showed that using in situ high-k oxide deposition where Si oxidation within processing steps was accurately and reproducibly controlled, indiffusion of Si was suppressed when the Si IPL thickness was thin enough ͑Ͻ0.5 nm͒ to be completely oxidized. Similar behavior is observed in the present work for the GaAs samples with a-Si and ex situ deposited LaAlO 3 . Using an As 2 protective layer to prevent the a-Si layer from excess oxidation during air exposure the Si thickness can be reduced to 0.5 nm. Reducing the air exposure time for a thicker a-Si layer results in its incomplete oxidation and in-diffusion at 700°C as clearly indicated by inversion of the conductivity type, see Fig. 1͑b͒ . In contrast, the sample with a fully oxidized a-Si layer exhibits unchanged p-type conductivity behavior up to 850°C. In addition to good thermal stability of the sample with fully oxidized a-Si, increasing the annealing temperature leads to progressive improvement of both the high-k stack and interface quality, as can be seen from Fig. 2 : after annealing at 800°C the accumulation capacitance increases by more than 50% as compared to 600°C, while hysteresis is reduced from ϳ1 V to ϳ 50 mV ͓Fig. 2͑a͔͒; C-V stretch-out ͑⌬C / ⌬V͒ is improved by a factor of ϳ2.3, and the midgap interface state density determined by both the Terman and conductance techniques is found to be less than 2 ϫ 10 11 cm −2 eV −1 ͓Fig. 2͑b͔͒. Increasing the PDA tem- perature also results in a notable reduction of the flat band voltage V fb , as shown in inset of Fig. 2͑b͒ .
To understand the role of the a-Si IPL in both EOT reduction and thermal stability of the gate leakage, we performed TEM/EDX analyses on the GaAs sample with a fully oxidized 1.5 nm thick Si layer. It is seen from the crosssectional high-resolution TEM images shown in Fig. 3͑a͒ , that after annealing at 600°C the total oxide thickness is ϳ20 nm, while after 800°C it is reduced to ϳ15 nm, see Fig. 3͑b͒ . The EDX data obtained by line scanning across the interface indicates that the La/ Al peaks and the Si peak are clearly separated after annealing at 600°C, as shown by arrow in Fig. 3͑c͒ , whereas after 800°C the Si profile overlaps with the La/ Al peaks, as seen from Fig. 3͑d͒ . The La based oxides are known to have a large driving force to react with SiO x to form silicates. 14 The observed shift in the Si profile in the Fig. 3 implies that such reaction occurs upon high temperature annealing. Remarkably, diffusion of SiO x into amorphous LaAlO 3 takes place without degradation of GaAs/oxide interface or noticeable ͑via electrical measurements͒ diffusion of any species into the semiconductor. The observed dissolving of low-k SiO x layer into LaAlO 3 at higher temperatures can readily explain increasing of accumulation capacitance and reduction of EOT with annealing observed in the Fig. 2͑a͒ . After high temperature annealing, the contribution of the SiO x layer into EOT is reduced. At the same time, the LaAlO 3 thickness is reduced manifesting densification of the layer. The latter process calls for a slight reduction of the oxide k-value down to ϳ11.5 as estimated from the Eq. ͑1͒ that is likely due to intermixing with silicon oxide. The presence of the interfacial SiO x layer also accounts for the lower gate oxide leakage current 2 and its stability up to 850°C where this layer disappears.
In summary, we have investigated thermal stability of the electrical and structural properties of MOS capacitors with amorphous LaAlO 3 on GaAs with and without a-Si passivation layer. Although, MOS capacitors without a-Si IPL demonstrated lower EOT than the Si-passivated samples, strong degradation of the gate leakage current after anneal at 700°C on nonpassivated samples makes this approach not feasible. In contrast, a-Si passivated GaAs exhibited not only excellent thermal stability of the electrical and structural properties up to 800°C, but also significant improvement of both the high-k oxide and interface properties with annealing temperature demonstrating a reduction of EOT by ϳ50%, a reduction of hysteresis by 20 fold, and a low interface state density of Ͻ2 ϫ 10 11 eV −1 cm −2 . Good thermal stability of the LaAlO 3 / GaAs interface along with strong potential for scalability of the EOT at low gate leakage current makes it suitable for the gate-first surface channel MOSFET applications.
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